+65 6591 8608
Home Deep Learning & HPC Education and software Xeon Phi Programming Training

Wednesday28 June 2017

Intel Xeon Phi Programming Training

Intel MIC architecture combines many Intel® CPU cores onto a single chip. Developers interested in programming these cores can use standard C, C++, and FORTRAN source code. The same program source code written for Intel MIC products can be compiled and run on a standard Intel® Xeon® processor. Familiar programming models remove training barriers, allowing the developer to focus on the problems rather than software engineering.

 INTEL Xeon Phi Programming Training (2 -day)


This course presents Intel MIC accelerator and ways to program it

 Knowledge in C 
Audience: Developers, Project Leader 
OS: Linux




Day 1


Morning (9 am-12 pm) - Introduction

• Introduction 

• Hardware overview

• Software stack

• Execution models


Afternoon (1pm-6pm) - Execution Models

• Offload MPI Apps on Xeon Phi

• Offload OpenMP on Xeon Phi

• Using OpenACC directives  


Day 2


Morning (9am-12pm) - Integration

• Using Intel MKL

• Object oriented integration using Intel TBB   and Intel Cilk



Afternoon (1pm-5pm) – Advanced Techniques

• Intel MIC as an OpenCL device
• Optimization techniques

• Profiling and debugging 

JA Minisite

2857.orig.q75.o0 - Copy IntelTPP amd  tesla preferred partner  quadro partner  qctlogo e   Mellanox APAC Partner   1